Posts

Vi Editor Series III

Recovery Time, Removal Time

CHISEL:DATA TYPES

Types of DFT Logic

T3 Violation in DFT

CHISEL

Utilisation Factor

Full Adder

How to remove maximum fan out violation for a cell?

Target Libraries, Link Libraries, Physical Libraries

Perl Series III

Half adder

Why NAND gate is preffered over NOR gate